MEMORY cmos 2 M × 8 BIT HYPER PAGE MODE DYNAMIC RAM

MB8117805B-50/-60

CMOS 2,097,152 × 8 Bit Hyper Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB8117805B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 8-bit increments. The MB8117805B features a "hyper page" mode of operation whereby high-speed random access of up to 1024×8 bits of data within the same row can be selected. The MB8117805B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8117805B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB8117805B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8117805B are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

Para	ameter	MB8117805B-50	MB8117805B-60
RAS Access Time		50 ns max.	60 ns max.
Random Cycle Time)	84 ns min.	104 ns min.
Address Access Tim	ne	25 ns max.	30 ns max.
CAS Access Time		13 ns max.	15 ns max.
Hyper Page Mode C	ycle Time	20 ns min.	25 ns min.
Low Power Operating Current		715 mW max.	605 mW max.
Dissipation	Standby Current	11 mW max. (TTL level)/5	.5 mW max. (CMOS level)


- 2,097,152 words × 8 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 2,048 refresh cycles every 32.8 ms
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

PACKAGE




- 28-pin plastic (400 mil) SOJ, order as MB8117805B-xxPJ
- 28-pin plastic (400 mil) TSOP(II) with normal bend leads, order as MB8117805B-xxPFTN


PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function
Ao to A10	Address inputs row : A ₀ to A ₁₀ column : A ₀ to A ₉ refresh : A ₀ to A ₁₀
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
ŌĒ	Output enable
DQ1 to DQ8	Data Input/Output
Vcc	+5.0 volt power supply
Vss	Circuit ground

28-Pin TSOP (II) (TOP VIEW) <Normal Bend: FPT-28P-M14>





Operation Mode	Clock Input			Addres	ss Input	Input	Data	Refresh	Note	
	RAS	CAS	WE	OE	Row	Column	Input	Output	Reliesii	NOLE
Standby	Н	Н	Х	Х	_	—	—	High-Z	—	
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	trcs ≥ trcs (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Х	Х	Valid	х	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	х	х	Х	x	_	High-Z	Yes	tcsr ≥ tcsr (min)
Hidden Refresh Cycle	H→L	L	H→X	L	Х	х		Valid	Yes	Previous data is kept.

■ FUNCTIONAL TRUTH TABLE

X : "H" or "L"

* : It is impossible in Hyper Page Mode.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-one input bits are required to decode any eight of 16,777,216 cell addresses in the memory matrix. Since only eleven address bits (A₀ to A₁₀) are available, the column and row inputs are separately strobed by CAS and RAS as shown in Figure 1. First, eleven row address bits are input on pins A₀-through-A₁₀ and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edges of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways : an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of WE or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because WE goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUTS

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of RAS when t_{RCD} (max) is satisfied.
- tcac : from the falling edge of CAS when tRCD is greater than tRCD (max).
- taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.
- tOEA : from the falling edge of OE when OE is brought Low after trac, tcac, or taa.
- to EZ: from \overline{OE} inactive.
- toff : from CAS inactive while RAS inactive.
- torr : from RAS inactive while CAS inactive.
- twez: from \overline{WE} active while \overline{CAS} inactive.

The data remains valid before either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OF OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of $1,024 \times 8$ bits can be accessed and, when multiple MB8117805Bs are used, CAS is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when CAS is inactive until CAS is reactivated.

ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +7.0	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum rating conditions. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.	
	*1	Vcc	4.5	5.0	5.5	V		
Supply Voltage		Vss	0	0	0	v	0°C to +70°C	
Input High Voltage, All Inputs	*1	Vін	2.4		6.5	V	0°C 10 +70°C	
Input Low Voltage, All Inputs*	*1	VIL	-0.3		0.8	V		

* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A10		5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ8	CDQ	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Deremeter	Notes		Symbol	Condition		Value		Unit
Parameter	Notes		Symbol	Condition	Min.	Тур.	Max.	Unit
Output High Voltage	*1		Vон	Iон = -5.0 mA	2.4	—	—	V
Output Low Voltage	*1		Vol	lo∟= +4.2 mA	_	—	0.4	V
Input Leakage Curren	t (Any In	out)	lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \end{array}$	-10	_	10	μΑ
Output Leakage Curre	ent		DO(L)	$\begin{array}{l} 0 \ V \leq V_{OUT} \leq V_{CC}; \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V; \\ Data \ out \ disabled \end{array}$	-10	_	10	
Operating Current (Average Power	*2	MB8117805B-50		RAS & CAS cycling;			130	mA
Supply Current)	Z	MB8117805B-60	1001	trc = min			110	шд
Standby Current (Power Supply	*2	TTL Level		$\overline{RAS} = \overline{CAS} = V_{IH}$			2.0	mA
Current)	Z	CMOS Level		$RAS = CAS \ge V_{CC} - 0.2 V$			1.0	ША
Refresh Current #1 (Average Power	*2	MB8117805B-50	- Icc3	CAS = V⊮, RAS cycling;			130	mA
Supply Current)	Z	MB8117805B-60	- 1003	t _{RC} = min			110	ШA
Hyper Page Mode	*2	MB8117805B-50	l	RAS = V⊾, CAS cycling;			100	mA
Current	2	MB8117805B-60	- Icc4	thec = min			90	IIIA
Refresh Current #2 (Average Power	#2 *2 MB8117805B-50			RAS cycling; CAS-before-RAS;			130	mA
Supply Current)	Z	MB8117805B-60	ICC5	$t_{RC} = min$			110	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB8117	7805B-50	MB8117	Unit	
NO.	Farameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time between Refresh		t REF		32.8		32.8	ms
2	Random Read/Write Cycle Time		t RC	84		104		ns
3	Read-Modify-Write Cycle Time		trwc	114		138	_	ns
4	Access Time from RAS	*6,9	t RAC	_	50	_	60	ns
5	Access Time from CAS	*7,9	tcac	_	13		15	ns
6	Column Address Access Time	*8,9	taa		25		30	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5		ns
9	Output Buffer Turn On Delay Time		ton	0	_	0		ns
10	Output Buffer Turn Off Delay Time	*10	toff	_	13		15	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	13		15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	13		15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	30	_	40	—	ns
15	RAS Pulse Width		tras	50	100000	60	100000	ns
16	RAS Hold Time		t RSH	13		15	_	ns
17	CAS to RAS Precharge Time	*21	t CRP	5		5	_	ns
18	RAS to CAS Delay Time	*11,12,22	t RCD	11	37	14	45	ns
19	CAS Pulse Width		t CAS	7	—	10	_	ns
20	CAS Hold Time		t csн	38	_	40		ns
21	CAS Precharge Time (Normal)	*19	t CPN	7	—	10	_	ns
22	Row Address Setup Time		t ASR	0	_	0		ns
23	Row Address Hold Time		t RAH	7	—	10	—	ns
24	Column Address Setup Time		tasc	0		0	_	ns
25	Column Address Hold Time		t сан	7		10		ns
26	Column Address Hold Time from RAS		t ar	18	_	24		ns
27	RAS to Column Address Delay Time	*13	trad	9	25	12	30	ns
28	Column Address to RAS Lead Time	!	t RAL	25		30		ns
29	Column Address to CAS Lead Time		t CAL	18	—	23	—	ns
30	Read Command and Setup Time		trcs	0	_	0	_	ns


Nia	Demonster	Nataa	Our had	MB8117	7805B-50	MB8117	805B-60	11
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0		0		ns
32	Read Command Hold Time Referenced to CAS	*14	t RCH	0		0		ns
33	Write Command Setup Time	*15,20	twcs	0	—	0		ns
34	Write Command Hold Time		twcн	7		10	—	ns
35	Write Command Hold Time from RAS		twcr	18		24	—	ns
36	WE Pulse Width		twp	7		10	—	ns
37	Write Command to RAS Lead Time		trwL	13	_	15	—	ns
38	Write Command to CAS Lead Time		tcwL	7	_	10	—	ns
39	DIN Setup Time		tos	0	_	0	—	ns
40	DIN Hold Time		tон	7	_	10	_	ns
41	Data Hold Time from RAS		t DHR	18	_	24	—	ns
42	RAS to WE Delay Time	*20	t rwd	65	_	77	_	ns
43	CAS to WE Delay Time	*20	tcwp	28	_	32	_	ns
44	Column Address to WE Delay Time	*20	tawd	40		47	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5		ns
46	CAS Setup Time for CAS-before- RAS Refresh		t csr	0		0		ns
47	CAS Hold Time for CAS-before-RAS Refresh		t CHR	10	_	10		ns
48	Access Time from OE	*9	t OEA		13	—	15	ns
49	Output Buffer Turn Off Delay from OE	*10	toez		13	_	15	ns
50	OE to RAS Lead Time for Valid Data		t OEL	5	_	5	_	ns
51	OE to CAS Lead Time		t co∟	5		5	_	ns
52	\overline{OE} Hold Time Referenced to \overline{WE}	*16	tоен	5		5	_	ns
53	OE to Data in Delay Time		toed	13	_	15		ns
54	RAS to Data in Delay Time		t RDD	13		15	_	ns
55	CAS to Data in Delay Time		tcdd	13	_	15	—	ns
56	DIN to CAS Delay Time	*17	t DZC	0	_	0	—	ns
57	DIN to OE Delay Time	*17	t dzo	0	_	0	_	ns
58	OE Precharge Time		t OEP	5	_	5		ns
59	OE Hold Time Referenced to CAS		tоесн	7	_	10	_	ns


No	Deremeter	Natas	Symbol	MB8117	805B-50	MB8117	Unit	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
60	WE Precharge Time		twpz	5	—	5	—	ns
61	WE to Data in Delay Time		twed	13	—	15	_	ns
62	Hyper Page Mode RAS Pulse Width		t rasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time		t HPC	20	_	25	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time		t HPRWC	59	_	69	—	ns
65	Access Time from CAS Precharge	*9,18	t CPA		30	_	35	ns
66	Hyper Page Mode CAS Precharge Time		tcp	7	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		t RHCP	30		35		ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*20	t CPWD	45	—	52		ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as RAS = VIL CAS = VIH and VIL > -0.3 V. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during RAS = VIL and CAS = VIH. Icc2 is specified during RAS = VIH and VIL > -0.3 V.
- *3. An initial pause (RAS = CAS = VH) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. V_H (min) and V_L (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_H (min) and V_L (max).
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig.2 and 3.
- *7. If trcd \geq trcd (max), trad \geq trad (max), and tasc \geq taa tcac tt, access time is tcac.
- *8. If trad \geq trad (max) and tasc \leq taa tcac tt, access time is taa.
- *9. Measured with a load equivalent to two TTL loads and 100 pF.
- *10. tofr, twez, toff and toez are specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. trcd (min) = traн (min) + 2 tт + tasc (min).
- *13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwp, tawp are tcpwp not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state through out the entire cycle. If tcwp > tcwp (min), tawp > tawp (min) and tcpwp > tcpwp (min) the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwL, tcwL, traL and tcAL specifications.
- *21. The last CAS rising edge.
- *22. The first CAS falling edge.

To Top / Lineup / Index MB8117805B-50/-60







and \overline{OE} set to a low level, the output is valid address is latched by the RAS and CAS address strobes and with WE set to a right even and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. DQ₁ to DQ₈ pins are valid when RAS and CAS are High or until \overline{OE} goes High. The access time is determined by RAS(t_{RAC}), CAS(t_{CAC}), \overline{OE} (t_{DEA}) or column addresses (t_{AA}) under the following conditions:


- If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .
- If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .

If $\overline{\text{OE}}$ is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.


However, if either CAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.







The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, OE must be changed from Low to High after the memory access time.




During one cycle is achieved, the input/output timing apply the same manner as the former cycle.




"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ) Valid Data

DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcpa, or toEA, whichever one is the latest in occurring.



address. This operation is performed by strobing in the row address and maintaining RAS at a Low level and WE at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC} , t_{AA} , t_{CPA} , or t_{OEA} , whichever one is the latest in occurring.







"H" or "L" level (excluding Address and DQ) "H" or "L" level, "H" \rightarrow "L" or "L" \rightarrow "H" transition (Address and DQ) Valid Data


DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overrightarrow{RAS} at a Low level and \overrightarrow{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.






The hyper page mode delayed write cycle is executed in the same manner as the hyper page mode early write cycle except for the states of WE and \overline{OE} . Input data on the DQ pins are latched on the falling edge of WE and written into memory. In the hyper page mode delayed write cycle, \overline{OE} must be changed from Low to High before WE goes Low (toED + tT + tDs).









DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 2048 row addresses every 32.8-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (t_{CSR}) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₁₀ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of \overline{CAS} .


The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 2,048 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 2,048 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 2,048 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).


No.	Parameter	Symbol	MB8117	'805B-50	MB8117	Unit	
110.	Falameter	Symbol	Min.	Max.	Min.	Max.	
69	Access Time from CAS	t FCAC	_	45	—	55	ns
70	Column Address Hold Time	t FCAH	35		35	—	ns
71	CAS to WE Delay Time	trcwd	63		70	—	ns
72	CAS Pulse Width	t FCAS	45	_	50	—	ns
73	RAS Hold Time	t FRSH	45	—	50	—	ns

(At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.



To Top / Lineup / Index MB8117805B-50/-60



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.